A simple reconfigurable microprocessor in a 36 macrocell CPLD
نویسندگان
چکیده
This paper describes a simple microprocessor developed using a complex programmable logic device (CPLD), with an instruction set optimized for data acquisition applications. The processor encompasses a tiny instruction set having only the instructions required in data acquisition applications. Due to optimization of the features, it was possible to fit both the CPU and the programme memory in the 36 macrocell Xilinx XC9536XL CPLD. The designing of the CPU was carried out using the hardware description language VHDL. The reconfigurability of the CPLD using VHDL enables the change of features of the CPU, including the instruction set, to suit user requirements. An example data acquisition system implemented using this CPU is also discussed.
منابع مشابه
Development of Reconfigurable Analog and Digital Circuits for Plasma Diagnostics Measurement Systems
In long pulse discharge tokamak, a large number of diagnostic channels are being used to understand the complex behavior of plasma. Different diagnostics demand different types of analog and digital processing for plasma parameters measurement. This leads to variable requirements of signal processing for diagnostic measurement. For such types of requirements, we have developed hardware with rec...
متن کاملTestability Optimizations for A Time Multiplexed CPLD Implemented on Structured ASIC Technology
Multi-context dynamic reconfigurable architectures can use of both spatial and temporal aspects of logic capacity. Gaining logic capacity by reusing hardware with time multiplexing techniques requires controlling logic using small distributed memories. This can create testability problems for dynamic reconfigurable architectures. In this paper we are analysing the test coverage loss and proposi...
متن کاملPhysical Synthesis for CPLD Architectures
In this paper, we present a new synthesis feature namely, “Xor matching”, and the foldback product term synthesis for Complex Programmable Logic Devices (CPLD) architecture that is based on PAL-like macrocells. Our goal is to use the Xor gate and the foldback terms, (or shareable expander − Altera equivalent terminology [17]), available in each macrocell for minimizing the number of macrocells ...
متن کاملA Microprocessor-Based Hybrid Duplex Fault-Tolerant System
Reliability is one of the fundamental considerations in the design of industrial control equipment. The microprocessor-based Hybrid Duplex fault-tolerant System (HDS) proposed in this paper has high reliability to meet this demand although its hardware structure is simple. The hardware configuration of HDS and the fault tolerance of this system are described. The switching control strategies in...
متن کاملModelling Programmable Logic Devices and Reconfigurable, Microprocessor-Related Architectures
This paper introduces two basic models for describing the space efficiency and the throughput of configurable devices. The first model focuses on available Programmable Logic Devices (PLD) and shows the relationships of silicon space and computing time to the block size. This model is further subdivided into a particular one for Complex PLDs (CPLD) and one for Field-Programmable Gate Arrays (FP...
متن کامل